

Magic Attention

A Composable Framework for Exploring
Warp-Specialized Attention on Blackwell

Speaker: Manish Gupta

Contributors & Acknowledgements

Technical Contributors

Manish Gupta¹, Sehban Omer¹, Miles Van Tongeren¹
Daniel Stokes², Sergey Klevtsov², Pradeep Ramani²

Partnership Coordinators

Eric Steinberger¹, Daniel Forester¹
Vartika Singh², Morgan Mazouchi², Disha Mehra², Jyothi Achar²

Technical References

FlashAttention, FA1-4, CUTLASS example 77

Infrastructure & Tools

CUTLASS/CuTe, NVCC, PTXAS, NCU, CompileIQ

Magic-Attention

- **Develop** a composable framework of components for attention kernels on NVIDIA Blackwell
- **Analyze** trade-offs with different warp-specialization schedules, Tensor Memory partitioning, and instruction mix
- **Cover** functionality & performance, over a wide range of training, inference, and RL workloads scenarios

Attention on Blackwell

Level	Concept	Variations
Attention Algorithm-specific	SeqLenKind	Fixlen • Varlen • VarlenPaged
	MaskKind	Causal • NoMask • Sliding Window • Strided
	GQAPacking	Packed • Not Packed
	Density	Dense • Vector Sparse • Block Sparse • Hierarchical
Scheduling-specific	Tile Scheduler (Grid-level scheduling)	Static Persistent • Dynamic Persistent
	Kernel Schedule (Warp-specialization)	1xSoftmax • 2xSoftmax • Exp-Transform • 2xQ
Low-level hardware-specific	Store output	TMA-STORE • STG
	Math	UMMA.2CTA • UMMA • MMA.SYNC • Mixed
	Load input	TMA-LOAD • ASYNC-COPY • Mixed
	Dtype	BF16 • F8 • F4 • Mixed
	Tensor Memory (TMEM) partitioning	128x512x32b TMEM with different partitioning


Attention on Blackwell

Level	Concept	Variations
Attention Algorithm-specific	SeqLenKind	Fixlen • Varlen • VarlenPaged
	MaskKind	Causal • NoMask • Sliding Window • Strided
	GQAPacking	Packed • Not Packed
	Density	Dense • Vector Sparse • Block Sparse • Hierarchical
Scheduling-specific	Tile Scheduler (Grid-level scheduling)	Static Persistent • Dynamic Persistent
	Kernel Schedule (Warp-specialization)	1xSoftmax • 2xSoftmax • Exp-Transform • 2xQ
Low-level hardware-specific	Store output	TMA-STORE • STG
	Math	UMMA.2CTA • UMMA • MMA.SYNC • Mixed
	Load input	TMA-LOAD • ASYNC-COPY • Mixed
	Dtype	BF16 • F8 • F4 • Mixed
	Tensor Memory (TMEM) partitioning	128x512x32b TMEM with different partitioning

Attention on Blackwell


Level	Concept	Variations
Attention Algorithm-specific	SeqLenKind	136 forward attention kernel variants for one dtype
	MaskKind	
	GQAPacking	
	Density	
Scheduling-specific	Tile Scheduler (Grid-level scheduling)	
	Kernel Schedule (Warp-specialization)	
Low-level hardware-specific	Store output	
	Math	
	Load input	
	Dtype	
	Tensor Memory (TMEM) partitioning	
		16 forward attention foundational kernel variants in this talk

Attention on Blackwell

Level	Concept	Variations
Attention Algorithm-specific	SeqLenKind	
	MaskKind	
	GQAPacking	
	Density	
Scheduling-specific	Tile Scheduler (Grid-level scheduling)	
	Kernel Schedule (Warp-specialization)	
Low-level hardware-specific	Store output	
	Math	
	Load input	
	Dtype	
	Tensor Memory (TMEM) partitioning	

Performance on GB200


AttentionBackends (Magic Attention, FA4) | CUDA Toolkit (13.2.51) | GB200 @ 1860MHz



Attention Problem IDs (in increasing order of arithmetic intensity)

Performance on GB200


AttentionBackends (Magic Attention, FA4) | CUDA Toolkit (13.2.51) | GB200 @ 1860MHz



Attention Problem IDs (in increasing order of arithmetic intensity)

Performance on GB200

AttentionBackends=(Magic Attention, FA4) | CTK=13.2.51 | CLK=1860MHz | warmup-time=25ms | profiling-time=1000ms | cudagraph enabled



Agenda

- Attention Algorithm
- Tiling Attention on a GPU
- Convolution-inspired Runtime GQA Packing
- Attention on NVIDIA Blackwell Architecture
- Feeding the Datapath on NVIDIA Blackwell GB200

Attention Operation

$$\mathbf{QK} = \mathbf{Q} @ \mathbf{K}^T$$

$$\mathbf{E} = \text{Softmax}(\mathbf{QK}) / \text{sqrt}(H)$$

$$\mathbf{A} = \text{Transform}(\mathbf{E})$$

$$\mathbf{AV} += \mathbf{A} @ \mathbf{V}$$

Attention Operation

$$QK = Q @ K^T$$

$$E = \text{Softmax}(QK) / \text{sqrt}(H)$$

$$A = \text{Transform}(E)$$

$$AV += A @ V$$

- `Transform` does not alter the core attention algorithm
- **Cleaner abstractions** enables crazier warp-specializations

Attention Tiling - Journey of a Tile

Tiling for QK GEMM

TileM = 128
TileN = 128
TileK = 64

$$QK = Q\theta @ K\theta^T$$


$$E\theta = \text{Softmax}(QK) / \text{sqrt}(H)$$

$$A\theta = \text{Transform}(E\theta)$$

$$AV += A\theta @ V\theta$$

Tiling for QK GEMM

TileM = 128
TileN = 64
TileK = 128



T : Query tokens (128)

S : Key-value tokens (128)

H : Head dimension (64)

N : Number of Q heads (1)

K : Number of KV heads (1)

G : Number of Q heads per KV heads ($N // K = 1$)

Attention Tiling - Journey of a Tile

Tiling for QK GEMM

TileM = 128
TileN = 128
TileK = 64

$$QK = Q0 @ K0^T$$

$$QK = \text{Mask}(QK)$$

$$E0 = \text{Softmax}(QK) / \text{sqrt}(H)$$


$$A0 = \text{Transform}(E0)$$

$$AV = \text{Correction}(AV)$$

$$AV += A0 @ V0$$

Tiling for QK GEMM

TileM = 128
TileN = 64
TileK = 128



T : Query tokens (128)

S : Key-value tokens (128)

H : Head dimension (64)

N : Number of Q heads (1)

K : Number of KV heads (1)

G : Number of Q heads per KV heads ($N // K = 1$)

Attention Tiling - Journey of a Tile

Tiling for QK GEMM

TileM = 128
TileN = 128
TileK = 64

$$QK = Q\theta @ K\theta^T$$


$$E\theta = \text{Softmax}(QK) / \sqrt{H}$$

$$A\theta = \text{Transform}(E\theta)$$

$$AV += A\theta @ V\theta$$

Tiling for QK GEMM

TileM = 128
TileN = 64
TileK = 128



T : Query tokens (128)

S : Key-value tokens (128)

H : Head dimension (64)

N : Number of Q heads (1)

K : Number of KV heads (1)

G : Number of Q heads per KV heads ($N // K = 1$)

Attention Tiling - 1 Q Tile, 1 KV Tile

Tiling for QK GEMM

TileM = 128

TileN = 128


TileK = 64

Tiling for QK GEMM

TileM = 128

TileN = 64

TileK = 128



T : Query tokens (128)

S : Key-value tokens (128)

H : Head dimension (64)

N : Number of Q heads (1)

K : Number of KV heads (1)

G : Number of Q heads per KV heads ($N // K = 1$)


Attention Tiling - 2 Q Tile, 4 KV Tile

Tiling for QK GEMM

TileM = 128
TileN = 128
TileK = 64

Tiling for QK GEMM

TileM = 128
TileN = 64
TileK = 128



T : Query tokens (256)

S : Key-value tokens (512)

H : Head dimension (64)

N : Number of Q heads (1)

K : Number of KV heads (1)

G : Number of Q heads per KV heads (N // K = 1)

Attention Tiling - Multi-dimensional Tensors

Tiling for QK GEMM

TileM = 128

TileN = 128


TileK = 64

Tiling for QK GEMM

TileM = 128

TileN = 64

TileK = 128



T : Query tokens (128)

S : Key-value tokens (128)

H : Head dimension (64)

N : Number of Q heads (16)

K : Number of KV heads (2)

G : Number of Q heads per KV-heads ($N // K = 8$)


Attention Tiling - Multi-dimensional Tensors

Tiling for QK GEMM

TileM = 128

TileN = 128

TileK = 64



Tiling for QK GEMM

TileM = 128

TileN = 64

TileK = 128

T : Query tokens (16)

S : Key-value tokens (128)


H : Head dimension (64)

N : Number of Q heads (16)


K : Number of KV heads (2)

G : Number of Q heads per KV-heads ($N // K = 8$)

Digression from Attention to Convolution



Attention




Convolution

4D Tensors to 2D Matrices at Runtime

The convolution operation on 4D tensors can be mapped as matrix-multiply operation on 2D matrices

4D Tensors	2D Matrix
$\mathbf{y} = \text{CONV}(\mathbf{x}, \mathbf{w})$	$\mathbf{C} = \mathbf{A} @ \mathbf{B}$
$\mathbf{x}[N, H, W, C]$: 4D activation tensor	$\mathbf{A}[NHW, RSC]$: 2D convolution matrix
$\mathbf{w}[K, R, S, C]$: 4D filter tensor	$\mathbf{B}[RSC, K]$: 2D filter matrix
$\mathbf{y}[N, P, Q, K]$: 4D output tensor	$\mathbf{C}[NPQ, K]$: 2D output matrix



Source: [Accelerating Convolution with Tensor Cores in CUTLASS, GTC 2021](#)

Attention Tiling - Multi-dimensional Tensors

(Not Packed)

Tiling for QK GEMM

TileM = 128

TileN = 128


TileK = 64

Tiling for QK GEMM

TileM = 128

TileN = 64

TileK = 128



T : Query tokens (16)

S : Key-value tokens (128)

H : Head dimension (64)

N : Number of Q heads (16)

K : Number of KV heads (2)

G : Number of Q heads per KV-heads ($N // K = 8$)


Attention Tiling - Multi-dimensional Tensors (Packed)

Tiling for QK GEMM

TileM = 128
TileN = 128
TileK = 64

Tiling for QK GEMM

TileM = 128
TileN = 64
TileK = 128




T : Query tokens (16)
S : Key-value tokens (128)
H : Head dimension (64)

N : Number of Q heads (16)
K : Number of KV heads (2)
G : Number of Q heads per KV-heads ($N // K = 8$)

Gp : Number of Packed Q heads (8)
Gu : Number of Un-packed Q heads (1)
G = Gp * Gu (8)

Performance with Runtime GQAPacking

Packing Query Heads into CTA TileM



Takeaways

1. Peak performance isn't always at max packing.
2. GQAPacking improves CTA utilization but degrades grid parallelism.
3. Split-KV with GQAPacking restores grid parallelism.
4. Magic-Attention introduces a convolution-inspired runtime knob to tune GQAPacking for peak performance.

T : Query tokens (48)
S : Key-value tokens (8192)
H : Head dimension (128)


N : Number of Q heads (32)
K : Number of KV heads (1)
G : Number of Q heads per KV-heads ($N // K = 32$)

Gp : Number of Packed Q heads (1,2,4,8,16,32)
Gu : Number of Unpacked Q heads (32,16,8,4,2,1)
 $G = Gp * Gu$


Agenda

- Attention Algorithm
- Tiling Attention on a GPU
- Convolution-inspired Runtime GQA Packing
- Attention on NVIDIA Blackwell Architecture
- Feeding the Datapath on NVIDIA Blackwell GB200

NVIDIA Blackwell GPU




LDTM : Load TMEM → RMEM
STTM : Store RMEM → TMEM
TMA : Load/Store GMEM ↔ SMEM `cp.async.bulk`
LDGSTS : Load GMEM → SMEM with `cp.async`
LDG : Load GMEM → RMEM
STG : Store RMEM → GMEM



MMA : Tensor Core Matrix Multiply Accumulate
MUFU.EX2 : Exponentiation operation to the base 2
FMNMX : Floating-point min-max
F2FP : Floating-point conversion
FADD : Floating point add
FMUL : Floating point multiply
FFMA : Fused floating point multiply add

Attention Algorithm on the NVIDIA Blackwell SM


$$QK_{\text{TMEM}} = Q_{\text{SMEM}} @ K_{\text{SMEM}}^T$$



Attention Algorithm on the NVIDIA Blackwell SM

$$QK_{\text{TMEM}} = Q_{\text{SMEM}} @ K_{\text{SMEM}}^T$$

$$QK_{\text{RMEM}} = \text{LDTM}(QK_{\text{TMEM}})$$




Attention Algorithm on the NVIDIA Blackwell SM

$$QK_{\text{TMEM}} = Q_{\text{SMEM}} @ K_{\text{SMEM}}^T$$

$$QK_{\text{RMEM}} = \text{LDTM}(QK_{\text{TMEM}})$$

$$E_{\text{RMEM}} =$$

$$\text{Softmax}(QK_{\text{RMEM}}) / \text{sqrt}(H)$$



Attention Algorithm on the NVIDIA Blackwell SM


$$QK_{\text{TMEM}} = Q_{\text{SMEM}} @ K_{\text{SMEM}}^T$$

$$QK_{\text{RMEM}} = \text{LDTM}(QK_{\text{TMEM}})$$

$$E_{\text{RMEM}} =$$

$$\text{Softmax}(QK_{\text{RMEM}}) / \text{sqrt}(H)$$

$$A_{\text{RMEM}} = \text{Transform}(E_{\text{RMEM}})$$



Attention Algorithm on the NVIDIA Blackwell SM

$$QK_{\text{TMEM}} = Q_{\text{SMEM}} @ K_{\text{SMEM}}^T$$


$$QK_{\text{RMEM}} = \text{LDTM}(QK_{\text{TMEM}})$$

$$E_{\text{RMEM}} =$$

$$\text{Softmax}(QK_{\text{RMEM}}) / \text{sqrt}(H)$$

$$A_{\text{RMEM}} = \text{Transform}(E_{\text{RMEM}})$$

$$A_{\text{TMEM}} = \text{STTM}(A_{\text{RMEM}})$$



Attention Algorithm on the NVIDIA Blackwell SM

$$QK_{TMEM} = Q_{SMEM} @ K_{SMEM}^T$$

$$QK_{RMEM} = LD TM(QK_{TMEM})$$


$$E_{RMEM} =$$

$$\text{Softmax}(QK_{RMEM}) / \text{sqrt}(H)$$

$$A_{RMEM} = \text{Transform}(E_{RMEM})$$

$$A_{TMEM} = STTM(A_{RMEM})$$

$$AV_{TMEM} += A_{TMEM} @ V_{SMEM}$$



Attention Algorithm on the NVIDIA Blackwell SM

$$QK_{TMEM} = Q_{SMEM} @ K_{SMEM}^T$$

$$QK_{RMEM} = LD TM(QK_{TMEM})$$

$$E_{RMEM} = \text{Softmax}(QK_{RMEM}) / \text{sqrt}(H)$$

$$A_{RMEM} = \text{Transform}(E_{RMEM})$$

$$A_{TMEM} = STTM(A_{RMEM})$$

Correction

$$AV_{RMEM} = LD TM(AV_{TMEM})$$

$$AV_{RMEM} = AV_{RMEM} * \text{RescaleFactor}_{RMEM}$$

$$AV_{TMEM} = STTM(AV_{RMEM})$$

$$AV_{TMEM} += A_{TMEM} @ V_{SMEM}$$

RMEM (MOV/SFL)	TMEM (LD TM/ST TM)
SMEM (TMA/LDGSTS)	GMEM (LDG/STG)
Memory Spaces	
Tensor Cores (MMA)	SFU (MUFU.EX2)
ALU (FMNMX/F2FP)	FPU (FFMA/FMUL)
Functional Units	

Attention Algorithm on the NVIDIA Blackwell SM

$$QK_{TMEM} = Q_{SMEM} @ K_{SMEM}^T$$

$$QK_{RMEM} = LD TM(QK_{TMEM})$$

$$E_{RMEM} = \text{Softmax}(QK_{RMEM}) / \text{sqrt}(H)$$

$$A_{RMEM} = \text{Transform}(E_{RMEM})$$

$$A_{TMEM} = ST TM(A_{RMEM})$$

$$AV_{RMEM} = LD TM(AV_{TMEM})$$

$$AV_{RMEM} = \text{Correction}(AV_{RMEM})$$

$$AV_{TMEM} = ST TM(AV_{RMEM})$$

$$AV_{TMEM} += A_{TMEM} @ V_{SMEM}$$

RMEM (MOV/SFL)	TMEM (LD TM/ST TM)
SMEM (TMA/LDGST S)	GMEM (LDG/STG)
Memory Spaces	
Tensor Cores (MMA)	SFU (MUFU.EX2)
ALU (FMNMX/F2FP)	FPU (FFMA/FMUL)
Functional Units	

Agenda

- Attention Algorithm
- Tiling Attention on a GPU
- Convolution-inspired Runtime GQA Packing
- Attention on NVIDIA Blackwell Architecture
- Feeding the Datapath on NVIDIA Blackwell GB200

Feeding the Data Path on NVIDIA Blackwell

- **Within-warp optimizations**
 - Vectorization (e.g. `FMNMX3`, `FADD2`, `FFMA2`, `F2FP.*.BF16.F32.PACK_AB`)
 - Instruction level parallelism (ILP)
 - Software pipelining
- **Across-warp asynchrony (Warp-specialization)**
 - 1xSoftmax
 - 2xSoftmax
 - Exp-Transform
 - 2xQ
- **Efficient use of Tensor Memory (TMEM)**
 - 256KB of TMEM per SM
 - Many different partitioning possible with different trade-offs


Feeding the Data Path on NVIDIA Blackwell

- **Within-warp optimizations**
 - Vectorization (e.g. FMNMX3, FADD2, FFMA2, F2FP.*.BF16.F32.**PACK_AB**)
 - Instruction level parallelism (ILP)
 - Software pipelining
- **Across-warp asynchrony (Warp-specialization)**
 - 1xSoftmax
 - 2xSoftmax
 - Exp-Transform
 - 2xQ
- **Efficient use of Tensor Memory (TMEM)**
 - 256KB of TMEM per SM
 - Many different partitioning possible with different trade-offs

Roofline Analysis - NVIDIA GB200

Machine (GB200)	Peak rate (per-GPU)	Peak rate (per-SM, per-Cycle)
MMA (BF16)	2.5 PFLOPS	8192 FLOPS/SM/Cycle
MUFU.EX2	5 TEXPOPS	16 EXOPS/SM/Cycle
FFMA	80 TFLOPS	256 FLOPS/SM/Cycle
FMUL	40 TFLOPS	128 FLOPS/SM/Cycle

Attention Algorithm	Total OPS (per Tile)	Cycles (Total OPS/Peak rate)
MMA QK	$2 \times 128 \times 128 \times 128$	512 
MMA AV	$2 \times 128 \times 128 \times 128$	512 
MUFU.EX2	128×128	1024 
FFMA ($x \times \text{scale} - x_{\max}$)	$2 \times 128 \times 128$	128 
FMUL ($AV_{\text{corr}} = AV * \text{rescale}$)	128×128	128 



NVIDIA Blackwell (GB200)

Tiling for QK GEMM TileM (qseq) = 128 TileN (kvseq) = 128 TileK (h-dim) = 128
Tiling for AV GEMM TileM (qseq) = 128 TileN (h-dim) = 128 TileK (kvseq) = 128

Attention Tiling Details

Within-Warp Optimizations - Correction

We can achieve nearly perfect Instruction-Level Parallelism (ILP) for **Correction** because of:

- Straight-forward dependency chains
- Double-buffering in RMEM, prefetching one stage from TMEM, and interleaving **LDTM**, **FMUL**, and **STTM**
- Exposes only a part of **LDTM** at the start and **STTM** at the end

Attention Algorithm	Total OPS (per Tile)	Cycles (Total OPS/Peak rate)	
MMA_QK	2*128*128*128	512	MMA_QK
MMA_AV	2*128*128*128	512	MMA_AV
MUFU_EX2	128*128	1024	MUFU_EX2
FFMA ($x \cdot \text{scale} - x_{\text{max}}$)	2*128*128	128	FFMA
FMUL ($\text{AV}_{\text{corr}} = \text{AV} * \text{rescale}$)	128*128	128	FMUL

LDTM
FMUL
STTM

```

LDTM.x16 R20, tmem[UR5+0x100] ;
LDTM.x16 R4, tmem[UR5+0x110] ;
FMUL2 R20, R20.F32x2.HI_LO, R53.reuse.F32 ;
...
FMUL2 R6, R6.F32x2.HI_LO, R53.reuse.F32 ;
STTM.x16 tmem[UR5+0x100], R20 ;
FMUL2 R8, R8.F32x2.HI_LO, R53.reuse.F32 ;
LDTM.x16 R36, tmem[UR5+0x120] ;
FMUL2 R10, R10.F32x2.HI_LO, R53.F32 ;
...
FMUL2 R18, R18.F32x2.HI_LO, R53.F32 ;
STTM.x16 tmem[UR5+0x110], R4 ;
LDTM.x16 R20, tmem[UR5+0x130] ;
FMUL2 R36, R36.F32x2.HI_LO, R53.reuse.F32 ;
...
FMUL2 R22, R22.F32x2.HI_LO, R53.reuse.F32 ;
STTM.x16 tmem[UR5+0x120], R36 ;
FMUL2 R24, R24.F32x2.HI_LO, R53.reuse.F32 ;
LDTM.x16 R4, tmem[UR5+0x140] ;
FMUL2 R26, R26.F32x2.HI_LO, R53.F32 ;
...
FMUL2 R34, R34.F32x2.HI_LO, R53.F32 ;
STTM.x16 tmem[UR5+0x130], R20 ;
LDTM.x16 R36, tmem[UR5+0x150] ;
FMUL2 R4, R4.F32x2.HI_LO, R53.reuse.F32 ;
...
FMUL2 R38, R38.F32x2.HI_LO, R53.reuse.F32 ;
STTM.x16 tmem[UR5+0x140], R4 ;
FMUL2 R40, R40.F32x2.HI_LO, R53.reuse.F32 ;
LDTM.x16 R20, tmem[UR5+0x160] ;
FMUL2 R42, R42.F32x2.HI_LO, R53.F32 ;
...
FMUL2 R50, R50.F32x2.HI_LO, R53.F32 ;
STTM.x16 tmem[UR5+0x150], R36 ;
LDTM.x16 R4, tmem[UR5+0x170] ;
FMUL2 R20, R20.F32x2.HI_LO, R53.reuse.F32 ;
...
FMUL2 R6, R6.F32x2.HI_LO, R53.reuse.F32 ;
STTM.x16 tmem[UR5+0x160], R20 ;
FMUL2 R8, R8.F32x2.HI_LO, R53.F32 ;
...
FMUL2 R18, R18.F32x2.HI_LO, R53.F32 ;
STTM.x16 tmem[UR5+0x170], R4 ;
    
```

Our GPUs  beautiful SASS

Within-Warp Optimizations - Softmax


Achieving a good ILP for the Softmax is difficult because:

- Dependencies on LDTM and FMNMX, before the first MUFU
- Too many instruction kinds in the mix
- Too many MUFU and too few ALU and FPU OPS

Attention Algorithm	Total OPS (per Tile)	Cycles (Total OPS/Peak rate)
MMA_QK	2*128*128*128	512 MMA_QK
MMA_AV	2*128*128*128	512 MMA_AV
MUFU.EX2	128*128	1024 MUFU.EX2
FFMA (x _{scale} - x _{max})	2*128*128	128 FFMA
FMUL (AV _{corr} = AV * rescale)	128*128	128 FMUL



MUFU block theoretical



MUFU block in Attention Softmax




MUFU block
in Attention Softmax
with partial emulation



Feeding the Data Path on NVIDIA Blackwell

- **Within-warp optimizations**
 - Vectorization (e.g. FMNMX3, FADD2, FFMA2, F2FP.*.BF16.F32.PACK_AB)
 - Instruction level parallelism (ILP)
 - Software pipelining
- **Across-warp asynchrony (Warp-specialization)**
 - 1xSoftmax
 - 2xSoftmax
 - Exp-Transform
 - 2xQ
- **Efficient use of Tensor Memory (TMEM)**
 - 256KB of TMEM per SM
 - Many different partitioning possible with different trade-offs

Tensor Memory on Blackwell




- **Easier pipelining:** promotes creating “crazier” warp-specialized schedules
- **Faster data transfer:** allows warpgroups to communicate data
- **Lower register pressure:** Offloads the accumulators from RMEM to TMEM


1xSoftmax, 2xSoftmax, Exp-Transform

1SM loads 1 Q tile, loads 4 KV tiles

- 1xQ tile per SM
- Lower SMEM usage for Q tiles, Higher SMEM usage for KV
 - Latency hiding by PreFetching more KV tiles
- TMEM partitioning
 - Two slots for AccumQK,
 - Two slots for OperandA
 - One slot for AccumAV




TMEM Partitioning



1xSoftmax


1SM loads 1 Q tile, loads 4 KV tiles, computes 4 softmax tiles with 1 softmax warpgroup



- Simplest schedule using all of the Blackwell features with minimal pipelining/asynchrony
- Excellent initial schedule for Blackwell attention optimization
- Effective for certain attention shapes
- Inefficient use of MMA and MUFU units


2xSoftmax

1SM loads 1 Q tile, loads 4 KV tiles, computes 4 softmax tiles with 2 softmax warpgroup



2xSoftmax - PreCompute QKs and EXP Emulation


1SM loads 1 Q tile, loads 4 KV tiles, computes 4 softmax tiles with 2 softmax warpgroup



Exp-Transform



Make every functional unit feel special

1SM loads 1 Q tile, iterates 4 KV tiles, computes 4 softmax tiles with a Transform and an Exp warpgroup



2xQ


1SM loads 2 Q tile, loads 4 KV tiles, computes 8 softmax tiles with 2 softmax warpgroups




TMEM Partitioning

Tensor Memory on Blackwell

(TMEM partitioning)



Non Overlapping



Overlapping

Non Overlapping TMEM Sections

Dedicated TMEM slots for 2xAccumQK and 2xOperandA
Dedicated TMEM slots for 1xAccumAV

One slot for AccumAV

AccumQK[i] stay in critical region for **shorter** duration

Overlapping TMEM Sections


Overlapping TMEM slots for 2xAccumQK and 2xOperandA
Dedicated TMEM slots for 2xAccumAV

Two slots for AccumAV

Accum QK[i] stay in critical region for **longer** duration


2xQ

1SM loads 2 Q tile, loads 4 KV tiles, computes 8 softmax tiles with 2 softmax warpgroups



GB300

AttentionBackends (Magic Attention, FA4) | CUDA Toolkit (13.2.51) | GB300 @ 1860MHz



Thank you!